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Chapter 1. Introduction
The demand for higher levels of analog and digital integration on the same IC
has led to the development of mixed-mode VLSI systems. Mixed-mode integrated cir-
cuits achieve higher performance, are more compact and are economical than separate
analog and digital integrated circuits [1]. However, due to the coupling of noise between
subsections of the IC, the performance of the system can be degraded.
Standard digital CMOS circuits generate large overlap current spikes during
switching transitions. Fig. 1.1 shows the current spike generated during the switching
transition of a static inverter. These noise spikes can propagate to the analog subsection
via supply lines and the substrate, degrading the accuracy and dynamic range of the ana-
log circuitry. The propagation of digital switching noise to the analog subsection can be
classified into two mechanisms [2-3]. The first is the induced noise caused by the cou-
pling from one signal node to the adjacent nodes. The other is power bus noise due to
the current spikes propagating through the resistance and inductance of the chip's power
bus, bonding wires and package interconnects.
Several techniques have been proposed to reduce the digital noise [4]. These
include guardbanding to increase the isolation between the analog and digital circuitry,
use of separate power and ground lines for the analog and digital subsystems and filter-
ing the power busses using on-chip active filters [5]. However, these techniques have the
disadvantage of increased chip area (guardbanding) or higher system cost. Also, as thespeed of digital circuits increases, the magnitude of the noise increases and the standard
noise reduction techniques such as guardbanding become less effective.
Another approach to minimizing noise problems is to minimize the generation of
noise. To that end, low-noise current-mode Folded Source-Coupled Logic (FSCL) has
been recently developed [6]. These circuits have low switching noise, small propagation
delays and low energy losses in stray capacitances, thereby leading to higher perfor-
mance and ease of implementation in mixed-mode systems.
The objective of this thesis is to analyze FSCL gates and compare them with
some common differential topologies. Chapter 2 presents a review of FSCL gates. In
Chapter 3, a theoretical analysis of the noise margin and switching delay of the FSCL
inverter is shown. Chapter 4 presents the comparison of FSCL inverters with standard
CMOS, CVSL and DSLL inverters. This chapter also presents the comparison of carry
ripple, carry skip and carry look-ahead full adders in each one of these topologies.
Finally, Chapter 5 summarizes the thesis and presents some possibilities for future
research.
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Fig. 1.1 Current spike for a static inverter3
Chapter 2. Folded Source-Coupled Logic, CVSL, DSLL
CMOS Folded Source-Coupled Logic (FSCL) has been recently developed as a
low-noise differential topology for use in mixed-mode circuits. FSCL is a current-mode
logic where the output logic levels are obtained by steering a constant current through
the different branches. This results in a constant current being drawn from the power
supply for each gate with very small current spikes. The current spikes can be further
reduced by using cascode current mirrors for the current sources.
2.1 Operation of the FSCL Inverter
Fig. 2.1 shows the FSCL inverter with II and 12 being constant current sources
commonly generated by using current mirrors. The transistors M1, M2 are the input dif-
ferential pair transistors and M3, M4 are the diode-connected output load transistors.
The FSCL inverter operates as follows. When A is high, A is low, the transistor M1 is
on and M2 is off. Therefore current II flows through M1 and produces a current (12I1)
through M3 and 12 flows through M4. The output loads produce a voltage proportional to
the current flows, hence, the output node Q is low and Q is high.
2.1.1 Output Voltage Swing
When transistor M1 is on and a current (12II) is flowing through transistor M3,
the output voltage low, VOL, at node Q is obtained.
VOL= VT+
2 (17
KN(W/L)M3
(2.1)
where Kai = 1.1Cox. Similarly, when M1 is off, current 12 is flowing through M3, and the
output voltage high, VoH, is obtained at node Q.A VDD
M1 M2-0 X
VOHVT+
A
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Fig. 2.1 Basic FSCL inverter
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Thus, the output voltage swing, AVo, at the nodes Q and Q is given by:
AV0= VOH
VOL=
212
K (W/L) N M3
2(12 I1)
KN(W/L)M3
12
M4
Assuming 12 = all where a > 1, we can rewrite the above equation as follows:
A V0=
2/2
1
(1 ,\11a) KN(W/L)
M3
4
(2.1)
(2.2)
(2.3)
The power dissipation of the FSCL inverter is directly proportional to 12. Hence
by using minimum device sizes for (W/L)m3 and a a 1, the required output voltage5
swing is obtained by varying 11.
2.1.2 Voltage Gain
The voltage gain at the switching transition determines the noise margins of the
FSCL inverter. A high gain implies that the input differential voltage required to obtain
the output voltage swing is small and thus the noise margins are large. Fig. 2.3 shows
the transfer characteristic obtained for a 2-lim process FSCL inverter with a = 1.2, p
3, I1 = 79 JJA, (W/L)m3 = (4/2) and KN = 62.5 µA/V2. The output voltages are VOL =
1.2 V and VOH = 1.88 V.
The maximum input voltage required to turn M1 off is given by
VILVDSI1 + VT (2.4)
where VDSI1 is the drain-source voltage of the current source transistor Mil (Fig. 2.2)
and VT is the threshold voltage for transistor M1. Also, the minimum input voltage
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Fig. 2.2 FSCL inverter with current mirrors
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Fig. 2.3 Transfer characteristics of a FSCL inverter
required for M1 to conduct current II is given by:
VIH= V DSI1+ VT+
211
KN(W/L)
M1
6
(2.1)
Let (W/L)mi = P(W/L)m3 where 13 > 1 is used to obtain a high gain. The first-order
approximation for the voltage gain, Av, is given by:
A v
VOHVOL
212 2 (I 1)
KN(W / L)M3K N(V/ L)
VIH VIL 2/1
V + VT+ DS11+ VT) DSII NI3 (1V/L)
= n4a 1) (2.2)7
For a typical value of a = 1.2, f3 a- 3 is required to obtain a gain Av = 1.12.
2.2 Complex FSCL Gates
Higher-level FSCL gates are developed by replacing the transistors M1 and
of the FSCL inverter (Fig. 2.1) with stacked differential NMOS transistors. This tech-
nique is known as "series gating" and allows the generation of complex functions with-
out any more power dissipation than that of the FSCL inverter [7].
A general complex FSCL gate is shown in Fig. 2.4. The FSCL NAND/AND,
FSCL NOR/OR and FSCL latch are shown in Fig. 2.5, Fig. 2.6 and Fig. 2.7 respectively.
2.3 CVSL
Cascode voltage switch logic is a differential CMOS topology which is generally used
to restore healthy bipolarity CMOS signals from deteriorated bi-polarity signals. The
circuit consists of a pair of cross-coupled PMOS transistors with conditional NMOS
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Fig. 2.4 Schematic of a complex FSCL gate
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Fig. 2.7 Schematic of a FSCL latch
pull-down paths. CVSL circuits require two more FETs than conventional static CMOS
gates and require both polarities of each input. Fig. 2.8 shows a CVSL inverter where
the pull-down paths consist of one NMOS each.
2.4 DSLL
Differential split-level logic is similar to CVSL, but the operating principles are
different. Fig. 2.9 shows the schematic of a DSLL inverter. The reference voltage, VREF,
is set at (VDD/2) + VTN, where VTN is the threshold voltage of the NMOS, including the
back-bias effect. When transistors M1 is on and M2 is off, the node Q is pulled down to
0 V and node Q is pulled up to VDD/2. Thus the voltage swing at these nodes is reduced10
to half the power supply voltage.
DSLL gates require two more transistors than corresponding CVSL gates and
four more transistors than conventional static CMOS gates.
2.5 Comparison of Different Topologies
The advantages offered by FSCL over conventional static CMOS can be summa-
rized as follows [7]:
1) Low power bus noise (at least 100 times smaller that static CMOS logic).
2) Reduced output voltage swing resulting in reduced dynamic power dissipation.
3) Small delays leading to high frequencies of operation.
4) Higher noise immunity due to differential input topology.
5) Reduced area for complex digital blocks as compared to static CMOS.
6) Complementary outputs.
The disadvantages of FSCL are as follows:
1) Static power dissipation due to current-mode operation.
2) Increased area for simple digital blocks as compared to static CMOS.
The device counts for a few basic and complex gates in FSCL, static CMOS,
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Fig. 2.9 Schematic of a DSLL inverter
CVSL and DSLL is shown in Table 2.1
Table 2.1: Gate device count: PMOS/NMOS
OA
FSCL Static
CMOS CVSL DSLL
Inverter 2/ 5 1 /1 2/2 2/4
A 13 2 / 7 2 /2 2 /4 2 /6
A B 2 / 7 3 /3 2 /4 2 /6
A-13 C2/9 3 /3 2 /6 2 /8
Full Adder4 / 24 15/15 4 /20 4 /2412
For the primitive inverter and nand/and gates, the number of transistors required is more
for the differential circuits than that required for the conventional static CMOS equiva-
lents. However, for complex functions like full addition, the number of transistors
required is less in differential circuits than that for the static CMOS full adder.13
Chapter 3. Analysis of the FSCL Inverter
In these sections, theoretical analysis of the FSCL inverter for the noise margins
and the switching characteristic is given.
3.1 Noise Margin
The high and low noise margins of a FSCL inverter are dependenton the values
for a, i3 and the current I.
Referring to Fig. 2.1, the noise margins are determined at the input voltages for
which transistor M1 is about to turn off at ViL and when its on and conductingcurrent II
at Val and the output voltages at node Q are VOH and VOL respectively. Using equa-
tions (2.1), (2.2), (2.5) and (2.6), the high noise margin is:
(
NMH= VOHVIH=VT+
/1
KN
2/2
K'N (W/L)
I
1
i3KNvDS11
174DS11+ VT+
2/1
K' N(W/L)
(3.1)
where 12 = all, (W /L)M1= 13(W /L)M3, K'N = iiCox and KN = ICN.(W/L)N43. Similarly,
the low noise margin is calculated as:
NM V IL- VOL (V DS11+ VT)
= VDSIl
2 (12 - /1)\
PV T+TKN(W/ L))
(3.2)Proper operation requires that both NMH and NML be greater than zero. Hence,
NMH > 0
AKN- 13KNV DSII> °
KN
1
IVDSI1 or,
A
NML>0 VDSII
or, Icc1 <
111
all/
1>0
KN
14
(3.3)
(3.4)
By combining equations (3.3) and (3.4), the following constraints must be satisfied:
[KN
,ja 1< I--V<a
1
AII DSI1
(3.5)
With a a 1 to maximize the output voltage swing and given the value of AVo, which
then determines the currents II and 12, the device ratio 13 can be determined by the above
relation.
3.1.1 Noise Margin for sub-micron devices
As technology scales down and gate lengths approach below 1p.m, the effect of
velocity saturation becomes significant and 'Ds is a linear function of VGS:
IDS = g m(V GS VT)
The relations for the input and output high and low voltages are given by,all (a-1)/1
VOH= VT+ VOL= VT+
gm gm
I
I
VIH= VDSI1 + VT+pgm
VIL= V DSII+ VT
I
I The output voltage swing is, AV= V V= 0 OHOLg
m
The noise margins are given by,
all /1
NMH= VOH
VIH=
gmPgm
V DSII
NML= VIL
VOL= VDSII
(a 1)/i
gm
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(3.6)
(3.7)
(3.8)
As before, we combine the relations for NMH > 0 and NML > 0 to get the following ine-
quality for the sub-micron linear case as:
a1 <gm
V < a
1
I
1DSIl (3.9)
Equation(3.5)is used for 24,tm device lengths and equation(3.9)is used for lµm device
lengths. By knowing AV0 and a, the value of 13 for a given noise margin can be calcu-
lated.
Using MOSIS li_tm process parameters with a = 1.1, p =3and AV0 =0.5V, the noise
margin as a percentage of the output voltage swing is shown in Table3.1for each topol-
ogy. In this table three inverter sizes are used: minimum (W/L)m3 (K=1), two times
minimum (K=2) and four times minimum (K=4).16
Table 3.1: FSCL, Static CMOS, CVSL and DSLL Noise Margins
K = 1 K = 2 K = 4
FSCL NMH 9.7% 6.7% 6.0%
NML 4.6% 4.2% 2.6%
Static
CMOS
NMH 36% 36% 36%
NML 24.6% 24.6% 24.6%
CVSL NMH 7.2% 7.2% 7.2%
NML 57.4% 57.4% 57.4%
DSLL NMH 10.6% 10.6% 10.6%
NML 47.6% 47.6% 47.6%
3.2 Delay
The rising and falling transition delays of the FSCL inverter can be determined
by performing a transient analysis on the FSCL inverter.
3.2.1 Rising edge delay
Consider the circuit shown in Fig. 3.1. The switch S represents the input differ-
ential NMOS logic block and capacitor CL represents the sum of the load, parasitic and
wiring capacitances.
Fig. 3.1 Circuit representing transient operation of a FSCL inverter17
Initially, at time t0, the switch S is closed. Thus the steady-state current flow-
ing through transistor M is (12II) and the voltage at the output node, VOL, is given by:
VOL = VT+
A
12-11
Kn (3.10)
At time t = 0+, the switch S opens and current 12 flows through transistor M and capaci-
tor CL. Using KCL:
dV0
12= Kn(V0VT)" +CLdt
(3.11)
After transients, the current 12 flows through the transistor M and the output voltage
VOH is:
VOH= VT+
12
Kn (3.12)
and! = Kn(V0H VT) 2
Substituting 12 into equation (3.12):
dV0
Kn(V0HVT) 2 = Kn(V0 VT) 2 +CLdt (3.13)
dV Kn Kn Kn
+V, 2V V= VOH 2V )
CL dt 1V0 C
LOH OH
The solution to this differential equation is [3]:
V0= VOH+
1
(3.14)
gm (3.15)
Kn C
t
L + ce
gmwheregin = 2 K n(V 0H VT) , Kn 'Kn c = +
m12 jr2
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Fig. 3.2 shows a comparison of the output obtained with the HSPICE simulation
of a FSCL inverter with that calculated from the transient analysis.
Fig. 3.2 Comparison of simulation and analytical results
It can be seen that the theoretical derivation is a good approximation of the sim-
ulation result. The slight discrepancy between the two curves at is due to the fact that the
value of Kn is not constant over the output voltage range (Kn = 65.6 1.tA/V2 at V0 =1.2
V, Kn = 60.3 µA/V2 at V0 = 1.8 V). The theoretical derivation assumes that Kn is con-
stant over the voltage range.
3.2.2 Falling edge delay
High -to -low voltage transition analysis is also modeled using the circuit shown
in Fig. 3.1. In this case the switch is open at time t 5 0 when the output voltage is V011.
At time t = 0+ the switch closes and the current (12II) flows through transistor M andcapacitor CL. By applying KCL at the output node:
dV0
/2 /1= Kn(Vo VT)2+CLdt
19
(3.16)
The steady-state output voltage is VOL. The solution is similar to the previouscase and
is given by:
V0 OL+
1
gm
Kn+ ce
gm
wheregln = (VT) andc =
Kn
OL gm ]12 ,/12
(3.17)
The delays for the high-to-low transition and the low-to-high transitionare deter-
mined at the mid-point of the output voltage swing, that is, at V0=
VOH+VOL
2
Table3.2presents the simulated and theoretically determined delays for both the transi-
tions using a =1.2,I1 =79p.A, 12 =94.8[IA, Kn= 62.5pAN2, VT=0.65V, Vol., = 1.2
V, Voli =1.88V and a load capacitance CL= 0.5pF. The load capacitance is chosen
large so that the effect of extraneous parasitic capacitances is minimized. The theoreti-
cal analysis does not consider the effect of parasitic capacitances separately, hence, the
error will be more if a smaller load capacitance is driven by the output node.
Table 3.2: Simulation and Theoretical Delays
Output
voltage
Simulation
delay
Theoretical
delay
Error
L ---> H 3.25ns 3.15ns 3.1%
H ----> L 3.80ns 3.80ns 0.0%20
Chapter 4. Simulation of Simple and Complex Gates in Different Topologies
The previous chapter described the analysis of a FSCL inverter gate and some of
the theoretical considerations that have to be taken into account in the design of these
gates. This chapter presents the comparison of a simple gate (inverter cell) and a com-
plex gate (full-adder cell) in the FSCL topology with some other common topologies:
standard static CMOS, cascode voltage switch logic (CVSL)[9] and differential split-
level logic (DSLL) [10]. The comparison is made in terms of the simulated gate delay,
current spike noise generation, power dissipation at maximum frequency and the power-
delay-product for several different power supply voltages, device sizes and capacitive
loads. Finally, the performance of these topologies in the design of 8-bit adder sub-
systems is evaluated.
4.1 Basic Inverter Simulation System
Each of the four topologies is simulated as a set of 4 inverters shown in Fig. 4.1.
The input to the first inverter (G1) was a pulse with a low-to-high transition at time 0 and
high-to-low transition at a later time after the outputs of all the inverters had settled to
within 10% of the final output voltage. This ensured that the inverter chain was clocked
at the maximum possible frequency. The circuit was simulated in HSPICE using HP 2
µm process parameters from MOSIS to obtain the desired characteristics.
OA
CL CL
B 0
CL
Fig. 4.1. Basic inverter simulation system
CL21
The delay was measured atVDD/2between a pair of inverters at points A and B
and then divided by two. This took into account low-to-high and high-to-low output
transitions for the inverters G2 and G3. The power dissipation (at maximum frequency)
was measured for inverter G2 for both the output transitions. The power-delay-product
was determined by the product of the average delay and the power dissipated at maxi-
mum frequency. Finally, supply noise was measured as the maximum magnitude of the
current spikes in theVDDpower supply during both output transitions.
4.2 Voltage Scaling effects on Delay, Power, PDP and Noise
The delay, power, PDP and noise of an inverter in each topology was measured
for a range of power supply voltages between2V and 5 V. The static CMOS, CVSL and
DSLL inverters used(4/2)NMOS devices and(8/2)PMOS devices. The FSCL inverter
used(4/2)load transistors, a =1.2,f3 = 3, II = 79 p.A and AVo = 0.7 V.
4.2.1 Delay
The delay of an inverter as a function of power supply with a constant load
capacitance is determined by three factors. These are (1) maximum saturation current I,
(2) parasitic (Cp) plus load capacitance (CL) and (3) output voltage swing V. The delay
C V is related to these factors as:TDa ,where C = CpCL. The maximum saturation
current is proportional to V2 (long-channel quadratic model). The drain and source par-
asitic capacitances are dependent on the voltage across the PN junction as given by the
following relation [3]:
[E
s
qN
2 V
(4.1)
where es = dielectric constant of silicon, q= electronic charge, N= substrate doping.22
Thus the parasitic capacitances are proportional to Nr1/2. Forno load capacitance, the
parasitic capacitances are significant and the delay is dependenton the capacitance and
saturation current. For a large load capacitance, the parasiticsare dominated and the
delay does not significantly depend on voltage variation in parasitic capacitances.The
effect of voltage scaling on the delay can thus be describedas:
1/2 V Small CL: V-1-5 TDC VV-
V2
Large CL: TC Vconst V
D I V2
(4.2)
(4.3)
The delay versus supply voltage graph for CL= 0 pF is shown in Fig. 4.2. The
static CMOS, CVSL and DSLL inverters exhibit V-1-5 dependence. For instance, using
polynomial fit, the CVSL curve is described by the polynomial (1.464+ 57.94V-1.5).
However, as shown in Fig. 4.2, FSCL delay does not dependon supply variations since
its delay is a function of constant currents II and 12 (Fig. 2.1).
Fig. 4.3 shows the delay curves when the load capacitance is increasedto 0.3 pF.
The delays for static CMOS, CVSL and DSLL topologies increaseas supply voltage is
decreased as TD oc Nr 1. Again the FSCL delays are almost constant fora given current.
4.2.2 Power
The dynamic power dissipated in a static topology circuit is given by:
P = f CV2 (4.4)
The overlap current also causes power dissipation, however, its magnitude is smallas
the inverters are switched at maximum frequency. This component ofpower dissipation
is neglected here. The maximum frequency of operation is inversely proportionalto the
gate switching delay TD of the pull-up/pull-down FETs. Thus the dependence ofpower
dissipation on voltage at maximum frequency is:23
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(4.5)
as Io V2. The capacitance C does not affect the power dissipation at maximum fre-
quency.
For FSCL current-mode operation, the power is 2I2V. Since 12 is constant, the
dependence of power dissipation in FSCL is:
P = 212V « const V 0, V (4.6)
Fig. 4.4 shows the power versus supply voltage for 0 pF load capacitance. Static
CMOS, CVSL and DSLL show V3 dependence as the static CMOS curve fit polynomial
(-1.78 + 1.21V3) indicates. The power in FSCL increases linearly with voltage.
The power dissipation with a load capacitance of 0.3 pF is graphed in Fig. 4.5.
Again the curve fit polynomial (1.95 + 1.29V3) indicates V3 dependence for static
CMOS, and FSCL has a linear graph. The power dissipation values are similar to those
observed in Fig. 4.4. This can be explained as follows. When the load capacitance is
increased by a factor a to aC, the maximum frequency of operation decreases by the
same factor to f /a because the delay is proportional to the capacitance. Hence the prod-
uct fC remains constant for voltage variation.
4.2.3 Power-delay-product
The power-delay-product (PDP), defined as the "energy per switching event",
varies with voltage scaling as,
Small CL: PDP = P TD a V3 V-1.5 = V1.5 (4.7)
Large CL: PDP = P TD 0, V3 V-1 = V2 (4.8)
For FSCL the dependence is,
PDP = P TD oc V const .< V (4.9)
Figures 4.6 and 4.7 show the simulation data for load capacitances of 0 pF and
0.3 pF. For FSCL, the PDP has linear dependence on voltage.25
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4.2.4 Noise
The current spike noise generated by FSCL is on average one to two orders of
magnitude lower than in other topologies (Fig. 4.8). The noise generated in static
CMOS, CVSL and DSLL is larger at higher voltages because the delays are less and
thus the current spikes are larger. At 0.2 pF load capacitance (Fig. 4.9) the noise gener-
ated in FSCL is lower while in the other circuits it remains approximately the same.
4.3 Device Scaling effects on Delay, Power, PDP and Noise
The device sizes were scaled for each of the circuits while supply voltages are
kept constant at 3.3 V. The device scaling factor (K) varied from 0.25 to 16 with an
increase of a factor of 2 at each step. Device size K=1 corresponded to (W/L) = 2/1 for
NMOS transistors and (W/L) = 4/1 for PMOS transistors. The delay, power, PDP and
noise parameters were measured for each value of K for the topologies.
4.3.1 Delay
For each topology the delay is proportional to CT/I, where CT is the total capaci-
tance at the output node and I is the pull-up or pull-down current. The capacitance CT is
the sum of the load capacitance CL, gate capacitance CG of the next inverter and the
drain and source parasitic capacitance Cp CG and Cp are each proportional to the (W.L)
product of the corresponding transistors. For device sizes greater than K=1, W increases
and hence capacitance is proportional to K. For device sizes less than 1, L increases and
again capacitance increases. Thus we can write,
For K1, C oc K
For K < 1, Cc< 1/K (4.11)
where C = CG + Cp.
In the case of static CMOS, CVSL and DSLL, I = pEoxK(W/L)min(VGsV-1-)2
and hence I 0, K. When there is no load capacitance, the relationship of delay TD to the28
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TDIK= coast
1 1 1 CC- - = - K K K2
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for K > 1
for K < 1 (4.12)
When there is a large load capacitance, the changes in CG, Cp due to scaling are domi-
nated by CL which is constant and then the delay is inversely proportional to I. Thus,
1 1
TD/K (4.13)
In the case of FSCL, the output voltage swing AVo is kept constant for all device sizes.
From eqn. 2.4, the change in 12, I1 required to keep AV() constant when device size
changes by a factor K is equal to K itself. Thus I .< K. This dependence of I on K is the
same as for the other topologies and hence the relations for TD are the same for FSCL.
Fig. 4.10 shows the delays obtained for load capacitances of 0 pF and 0.5 pF. For
CL = OpF, the delays are constant for K > 1 as predicted and increase rapidly for K < 1.
For the large capacitance CL = 0.5 pF, the delays are proportional to K-1 and each curve
has a slope of -1 on the log-log graph.
4.3.2 Power
The power dissipation in static CMOS, CVSL and DSLL circuits is given by P =
XTVDD2 Voltage being constant,we have P ocfCT. f is the frequency of maximum
operation and hence f a T .Thus P oc CT/TD. Using the relations developed in the
previous section we can write the dependence of P on scaling factor K for small and
large load capacitances as follows,
Small CL: P oCa = K for K 1
TDcoast
1 1= K
K
for K < 1
(4.14)Large CL:P
CLconst
TDIC' K
30
(4.15)
The power dissipation is proportional to device scaling factor over the wholerange, irre-
spective of the load capacitance.
In the case of FSCL, the power dissipation is 2I2VDD. As we have seen, I., K.
Thus P a K, VDD being constant. This relation is same as for the other topologies.
Fig. 4.11 shows the power dissipation for CL= 0 pF. Each of the topologies has a
linear curve. The same linearity is also seen for CL = 0.5 pF (Fig. 4.12).
Comparing Fig. 4.11 and Fig. 4.12, we observe that the power dissipation for
each topology is very close for both load capacitances. This is explained as follows. Let
PK be the power dissipation at scaling factor K. Then,
= f CV2 (4.16) P K,CL=OpFK K DD
where CK is the sum of gate and parasitic capacitances at scaling factor K. Ifwe now
connect a large fixed load capacitor of value aCK at the output node the effect of CK is
suppressed. The maximum frequency of operation immediately fall by a tofK/a. Thus,
1/2 PK,CL=aCK(fK)(rK) VDD = fKCKVDD
The same power dissipation is obtained in both cases.
(4.17)
4.3.3 Power-delay-product
We have seen that P a K and delay can be expressed by different relations
depending on the value of CL. Combining these, the relations for PDP are developed,
Small CL:PDP = P Tpcc K const a K for K 1
Large CL:
oc
1 1
=---
K2K
1 PDP = P TDoc K= const
for K < 1 (4.18)
(4.19)31
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This dependence of PDP on K is the same for each topology and is shown in Fig.
4.13. For the case of CL = 0 pF, the curves have a minimum power-delay-product at
K=0.5 and then increases linearly with slope 1 for K1. For CL = 0.5 pF the PDP does
not show much change over the whole range of scaling, as predicted.
4.3.4 Noise
The power supply current spike noise generation in the FSCL inverter is lower
by a factor of 20 than in the other topologies when the load capacitance in 0 pF (Fig.
4.14). For CL = 0.5 pF (Fig. 4.15), the difference in noise becomes two orders of magni-
tude. In each case the noise increases linearly with K.
4.4 Delay vs. Load Capacitance
From simulation it is seen that the delay for each topology increases linearly
with load capacitance. Fig. 4.16 shows the delays obtained for K=8 device sizes and
VDD =S V. The increase in delay is lowest for static CMOS and FSCL inverters. Fig.
4.17 shows the delays when K=0.5 and supply voltage is reduced to 3.3 V. Here also the
increase in delay is linear.
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Fig. 4.17 Delay vs. Load Capacitance for K=0.5 and VDD=3.3 V
4.5 Comparison of Full-Adders
In the previous sections the characteristics of a simple inverter gate in FSCL, CVSL,
DSLL and standard static CMOS were compared. However, to gain a deeper under-
standing of the merits and demerits of each topology, it is necessary to extend the com-
parison to more complex gates. In the rest of this chapter, a full adder gate is developed
in FSCL, CVSL, DSLL and static CMOS and is then used to construct a carry-ripple
adder, carry-skip adder and a carry-lookahead adder. Comparisons are made among
these topologies in terms of delay, power, power-delay-product, noise spikes and area.36
4.6 The Full-Adder Cell
The full adder is one of the basic gates and is the main "number-crunching" ele-
ment in microprocessors and digital filters. It is clearly a subsystem which deserves
some attention. Various topologies can be used to implement adders subsystems and the
speed limitation of fast mixed-mode systems will depend on the correct choice.
The full adder was implemented in FSCL, CVSL, DSLL and static CMOS and
simulated using HSPICE with level-3 parameters from a typical MOSIS 1-11m process.
Each adder cell implemented the sum and carry equations as follows:
S = (A B +A B)Cin+ (A B +A B)Cin
Cout= AB+ (AB+AB)C.
(4.20)
Fig. 4.18 shows the block diagram of the system used for simulating the full adder. A
pulse input was provided to the inputs of the adders At and A2. These adders converted
the input pulse to a realistic output waveform that was provided as input to the test adder
AT. The adder AL acts as the load device to the test adder, as would be the case if the
adder under test was a part of a carry ripple chain. When the pulse input is low, the
inputs to the test adder are low and when the input pulse goes high, all the test adder
inputs go high. This provides the worst-case delays on the sum and carry-out outputs of
the test adder.
The FSCL implementation of the full adder is shown in Fig. 4.19 and 4.20. Fig.
4.19 shows the sum part and Fig. 4.20 shows the carry part of the full adder. The device
sizes chosen for the FSCL full adder circuit are shown in Table 4.1. The load transistors
are minimum size(2/1). The input pull-down path is made two times larger than the
load transistor to obtain adequate noise margins and to ensure that the output voltage37
does not degrade. As there are at most 3 transistors in series in the pull-down path, each
input transistor is of size 12/1.
Table 4.1: FSCL adder device sizes
M11,M121,M121 M1,1, MU? M1 through M10
8 / 1 2 / 1 12 / 1
The value of cx (I2/11) chosen is 1.2. The current I1 is 95 1.I.A which gives an output volt-
age swing of 0.5 V. The current 12 is 1.2 * I1 = 114 pt.A.
The simulation results obtained for static CMOS, FSCL, CVSL and DSLL full adders
are presented in Table 4.2.
Table 4.2: Comparison of full adders implemented with different logic structures
# of N
devices / #
of P devices
Delay carry
propagation
time (ns)
Power dissi-
pation at
max. freq.
(mW)
Power-
Delay-Prod-
uct (pJ)
Current
spike noise
(pA)
Static
CMOS
15 / 15 0.70 1.03 0.72 2374
FSCL 24 / 4 0.56 1.53 0.85 13
CVSL 20 / 4 0.92 1.90 1.75 852
DSLL 24 / 4 0.58 1.75 1.02 684
These results indicate that the FSCL full adder is faster than the static CMOS
adder by a factor of 1.25. FSCL is also faster than the other differential logic structures
tested, being 64% faster than CVSL and 4% faster than DSLL. DSLL exhibits speed
comparable to FSCL because the voltage swing at some to the internal nodes is only half
of V DD. The highest speed in FSCL is due to the low output voltage swing of only 0.5 V.
The time taken to charge and discharge the load capacitance is less and the dynamicPULSE
INPUT
Al co
A2
B AT Co
38
Fig. 4.18 Block diagram of the adder system used for HSPICE
power dissipation is also less. However, the FSCL gate exhibits static power dissipation and
thus the power dissipated at maximum frequency is greater than that dissipated in static CMOS.
In the CVSL and DSLL differential circuits, the larger voltage swings and positive feedback
latches cause increased dynamic power losses and short-circuit (or overlap) currents. Thus the
total power losses are greater than in static CMOS and FSCL, with DSLL showing slightly less
power dissipation due to reduced voltage swing.
The energy per "switching event", as defined by the power-delay product is slightly
greater for FSCL than for static CMOS. However, it should be noted that the power dissipation
is calculated at the maximum switching frequency and that at lower frequencies the staticA VDD
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power dissipation dominates in FSCL and PDP increases. In other topologies the aver-
age power decreases with decreasing frequency leading to decreasing PDP. Thus the
optimal use of FSCL will be in very high speed applications, where the data is pipelined
so that switching frequencies approaching the maximum possible are obtained.
The suitability of FSCL for mixed-mode systems is indicated by the power supply cur-
rent spike data. The current-mode operation of FSCL leads to noise spikes that are atVDD
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Fig. 4.20 Schematic for FSCL carry-out generation circuit
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least 53 times lower than any other logic structure. This "quiet operation" is indispens-
able to complex high-precision mixed-mode systems like delta-sigma converter and
other data converters.
4.7 Carry-Ripple Adder
The carry-ripple adder (CRA) is implemented by cascading 8 full adders in a carry rip-
ple chain. Comparisons of various implementations of CRA are made in terms of41
average per bit delay, power dissipation, current noise spikes and area. The delay is
obtained from the addition of the input vectors (11111111) and (00000000) having first
bit carry input equal to a step function at time zero.
The delays obtained for the four different implementations of the CRA with dif-
ferent logic structures are summarized in Fig. 4.21. As expected, the FSCL implementa-
tion is the fastest with a slight speed advantage over DSLL andup to 27% and 75%
speed advantage over static CMOS and CVSL respectively. The carry propagation
delays per bit closely follow the average delays for the full adder cell described in Sec-
tion 4.6.
In Fig. 4.22, the average power dissipation at maximum frequency is plotted for the dif-
ferent logic structures. FSCL has the highest power dissipation due to the large static
current flow of 3.6 mA for the entire 8-bit CRA. The noise performance is compared in
Fig. 4.23. The static CMOS, CVSL and DSLL implementations show power supplycur
rent spikes that are more than two orders of magnitude higher than in the FSCL CRA.
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4.8 Carry-Skip Adder
The carry-skip adder (CSA) uses a simple and area efficient way to speedup the
carry propagation. An 8-bit CSA was constructed with 2 sections of 4 bits each. Each
section was a 4-bit carry-ripple adder with the first section having a carry bypass circuit
as illustrated in Fig. 4.24. The carry generated by the carry bypass circuit is obtained as
follows:
P. = A. + B.
1 1 1
G = A B.
C4 =G + P4G + P4P3G +PPPG +PPPPC 4 4434 324 3 2 14 3 210
Cout
4-bit ripple
adder
C4
Carry bypass
circuit
4-bit ripple
adder
(4.21)
/4 4
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Sg..S5 S4..S1
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Fig. 4.24 Block diagram of a 4-bit section carry-skip adder
The simulation results obtained for the CSA are shown in Figs. 4.25-4.27. The
delay comparison (Fig. 4.25) shows that, again, the FSCL implementation is the fastest
with a delay per bit of only 0.24 ns. DSLL exhibits the next smallest delay and static
CMOS is 108% slower than FSCL. Fig. 4.26 summarizes the power dissipation. The
high static power loss in FSCL gates leads to an overall power dissipation approxi-
mately 4 times that in DSLL and 9 times that observed in static CMOS and CVSL logic
structures. The power supply current spike comparison in Fig. 4.27 again proves thatFSCL is the logic of choice in mixed-mode systems. generating on average 75 times
lower magnitude of switching noise spikes.
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4.9 Carry-Lookahead Adder
The carry-lookahead adder (CLA) is the fastest way to implement the addition of
two binary numbers. However, the CLA is very area inefficient due to long and irregular
interconnections. An 8-bit CLA was implemented with the different logic structures,
with the carry-lookahead circuit obtained as follows[11]:
C1 = GI +P1C0
=+ 131 Ci = G2 +(G + P Co)
Cn =+ PnGn+ +PnPn-1Pn-2Gn -3 ± -+PnPn-1.-P2P1C0(4.22)
The carry functions were generated with two-input OR and AND gates for maximum
speed. The delay obtained for the FSCL CLA was 1.80 ns, which is 0.23 ns perbit.As46
compared to theFSCL CSA (0.24ns per bit), the speed advantage is insignificant and
does not justify the increased complexity and area of the CLA. Comparison with other
logic structures is shown inFig. 4.28.
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The power dissipated is summarized inFig. 4.29. FSCLdissipates 3.6 times
more power than DSLL and approximately12times more power than CVSL and static
CMOS. Aswas the case in theCRAand CSA, the power supply current spike magni-
tude(Fig. 4.30)in theCLA is 100-200times lower in FSCL as compared to the other
logic structures.
The normalized areas of theCRA, CSAand CLA are plotted inFig. 4.31.The
CVSL implementation of the CRA has the smallest area and is assigned a normalized
area of 1.0. For each of the adders, the FSCL implementation occupies the most die
area, about3.2times more area than CVSL and 2 times the area of the static CMOS
implementation.47
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In conclusion, FSCL logic is suitable for high-speed low-noisemixed-mode inte-
grated circuits. The disadvantages of complex FSCL circuitsare high power dissipation
and increased die area compared to other logicstructures. However, the speed can be
traded for reduced power dissipation by using 3-inputgates wherever possible. Since
each gate has the same static power loss, the reduced number of3-input gates required
will mean a lower system power loss.49
5. Conclusion and Future Research
The FSCL inverter is analyzed in terms of the noise margin, delay and voltage
and current scaling. A set of constraints are developed for selecting the values ofa, 13
and II in the design of a FSCL gate. The minimum sized FSCL inverter is shownto have
noise margins NMH and NML of the order of 10% and 5% respectively. The FSCLgate
has a trade-off between power consumption and gatearea at a constant gate delay. The
power consumption is reduced by 20% when transistor sizes are increased by a factor of
5 for the case of parasitic capacitances equal to gate capacitance.
The effect of voltage and device scaling on the average delay,power dissipation
at maximum frequency and power-delay-product for FSCL, static CMOS, CVSL and
DSLL inverters is summarized in Tables 5.1 and 5.2.
Table 5.1: Voltage scaling
FSCL
Static CMOS, CVSL, DSLL
Small CL Large CL
Delay const v-1.5 v-1
Power V V3 V3
PDP V V1.5 V2
The power supply current spike noise is one and one-half orders of magnitude lower in
FSCL than in other topologies at no load capacitance and is 2 orders of magnitude less
at 0.5 pF load capacitance.
The FSCL full-adder gate has a carry propagation delay of only 0.56ns com-
pared to 0.70 ns for a static CMOS adder. The full-adder gate is used to implementa
carry-ripple adder, carry-skip adder and carry-lookahead adder. The FSCL topology has
the smallest carry delay per bit for each type of adder and lowest noise. However, the50
Table 5.2: Device scaling
Device size
FSCL, Static CMOS,
CVSL, DSLL
Small CL Large CL
Delay K ?_ 1 const K-1
K < 1 K-2 K-1
Power all K K K
PDP K ?. 1 K const
K < 1 K-1 const
FSCL adders show highest power dissipation and maximum diearea. The CVSL topol-
ogy occupies minimum area and the FSCL adders are on average 3.3 times moreexpen-
sive in terms of silicon area.
For future research, the following improvementsare suggested. The simple cur-
rent mirrors in the FSCL gate can be replaced by cascode current mirrors. This will
yield even lower power supply current spikes leading touse in very accurate and "quiet"
mixed-mode applications. Also the high power dissipationcan be reduced by turning off
the current sources in-between logic operations. Thiscan be done in an asynchronous
manner to spread out the resulting noise. Thus in a carry-ripple adder, each block can
turn off after performing its computation.51
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